Name : LM3S1751
Flash : 128 kB
Flash bank : 0x20000 Bytes @ 0x0
RAM : 64 kB
RAM : 0x00010000 Bytes @ 0x00010000
description : ARM Cortex-M3 Stellaris Device
Architecture : Cortex-M3
name : ADC0
description : Register map for ADC0 peripheral
base address : 0x0
name : COMP
description : Register map for COMP peripheral
base address : 0x0
name : FLASH_CTRL
description : Register map for FLASH_CTRL peripheral
base address : 0x0
name : GPIO_PORTA
description : Register map for GPIO_PORTA peripheral
base address : 0x0
name : GPIO_PORTB
description : Register map for GPIO_PORTA peripheral
base address : 0x0
name : GPIO_PORTC
description : Register map for GPIO_PORTA peripheral
base address : 0x0
name : GPIO_PORTD
description : Register map for GPIO_PORTA peripheral
base address : 0x0
name : GPIO_PORTE
description : Register map for GPIO_PORTA peripheral
base address : 0x0
name : GPIO_PORTF
description : Register map for GPIO_PORTA peripheral
base address : 0x0
name : GPIO_PORTG
description : Register map for GPIO_PORTA peripheral
base address : 0x0
name : GPIO_PORTH
description : Register map for GPIO_PORTA peripheral
base address : 0x0
name : HIB
description : Register map for HIB peripheral
base address : 0x0
name : I2C0
description : Register map for I2C0 peripheral
base address : 0x0
name : NVIC
description : Register map for NVIC peripheral
base address : 0x0
name : PWM0
description : Register map for PWM0 peripheral
base address : 0x0
name : SSI0
description : Register map for SSI0 peripheral
base address : 0x0
name : SSI1
description : Register map for SSI0 peripheral
base address : 0x0
name : SYSCTL
description : Register map for SYSCTL peripheral
base address : 0x0
name : TIMER0
description : Register map for TIMER0 peripheral
base address : 0x0
name : TIMER1
description : Register map for TIMER0 peripheral
base address : 0x0
name : TIMER2
description : Register map for TIMER0 peripheral
base address : 0x0
name : UART0
description : Register map for UART0 peripheral
base address : 0x0
name : UART1
description : Register map for UART0 peripheral
base address : 0x0
name : UART2
description : Register map for UART0 peripheral
base address : 0x0
name : WATCHDOG0
description : Register map for WATCHDOG0 peripheral
base address : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.